
BIT1612 10-Bit Digital Video Decoder with OSD and T-CON
9
Table 6-3 Interrupt Controller Register
Mnemonic Address R/W Bits Description Default
Interrupt Flag
0: Nothing
R_INT_FLAG 0x002[7:0] R 8
1: Interrupt Event Occurs
-
Interrupt MASK (see Figure 6-1)
0: Interrupt Mask Off (Enable Interrupt)
R_INT_MASK 0x003[7:0] RW 8
1: Interrupt Mask On (Disable Interrupt)
0x00
Interrupt ACK (see Figure 6-1)
0: Clear Interrupt Flag and Disable Interrupt
R_INT_ACK 0x004[7:0] RW 8
1: Enable Interrupt
0x00
Interrupt TYPE
0: Level Type
R_INT_TYPE 0x005[0] RW 1
1: Edge Type
0
Interrupt Polarity
0: High Level Active (Level Type)
0: Rising Edge Active (Edge Type)
1: Low Level Active (Level Type)
R_POL_INT 0x005[1] RW 1
1: Falling Edge Active (Edge Type)
0
Interrupt Vector[0] and Vector[1]
Source Selection
0: From VP
R_INTSIGIN_SEL 0x0FB[5] RW 1
1: From VD
0
Interrupt Vector[2] Source Selection
0: From VP
R_INTMODECHG_SEL 0x0FB[6] RW 1
1: From VD
0
Interrupt Vector[3] Source Selection
00: VSYNC from Input VSYNC Source
01: VSYNC from Output VSYNC Source
10: VSYNC from VD VSYNC Source
R_INT_VSSE 0x005[3:2] RW 2
11: VSYNC Source Active when TWSI
Detection Occurs.
00
Interrupt Vector[3] Polarity Selection
0: Normal
R_INTVS_POL 0x005[4] RW 1
1: Invert
0
Interrupt Vector[5] VP Error Source Enable
0: Disable
R_VP_ERR2_EN 0x006[3] RW 1
1: Enable
0
Interrupt Vector[4] and Vector[5]
Source Selection
0: From Timer Overflow
R_INT_ERRSEL 0x006[4] RW 1
1: From Line Buffer Error
0
Line Buffer Error Detection Selection
0: ODD Field
R_ERROR_TYPE 0x006[5] RW 1
1: EVEN Field
0
IHS Pulse Width Selection
0: Type 0
R_IHSPS_SEL 0x04D[7] RW 1
1: Type 1
0
Table 6-4 Video Decoder Lock Source for Interrupt Selection
Mnemonic Address R/W Bits Description Default
HLCK Detection Enable
0: Disable
R_INTHLCK_EN 0x0FB[0] RW 1
1: Enable
0
Comentarios a estos manuales