
BIT1612 10-Bit Digital Video Decoder with OSD and T-CON
40
6.27 PWM Function
BIT1612 提供三組可獨立設定之PWM輸出,可藉此控制背光、聲音等裝置,其相關Registers設定請參考下表
,相對應之示意圖請參考
Figure 6-26。
Table 6-39 PWM Function Register
Mnemonic Address R/W Bits Description Default
R_PWM1_FREQ 0x099[3:0], 0x098[7:0] RW 12 PWM1 Output Cycles. 0x100
R_PWM1_REF 0x099[7:4] RW 4 PWM1 Reference Cycles. 0x1
R_PWM1_DUTY 0x09B[3:0], 0x09A[7:0] RW 12 PWM1 Output Duty Cycle 0x080
PWM1 Function Enable
0: Disable
R_PWM1_EN 0x09C[0] RW 1
1: Enable
1
PWM1 Output Polarity
0: Normal
R_PWM1_POL 0x09C[1] RW 1
1: Invert
0
PWM1 Synchronized with VSYNC
11: Synchronized with
Input VSYNC
10: Synchronized with
Output VSYNC
R_PWM1_SYNC 0x09C[3:2] RW 2
0x: Not Synchronized with VSYNC
00
PWM2 Output Selection
0: PWM2 Signal
R_PWM1_INV 0x09C[4] RW 1
1: Invert PWM1 Signal
0
SRGB PWM Enable
0: Disable
R_PWM_OUT 0x09C[5] RW 1
1: Enable
0
R_PWM2_FREQ 0x09E[3:0], 0x09D[7:0] RW 12 PWM2 Output Cycles. 0x200
R_PWM2_REF 0x09E[7:4] RW 4 PWM2 Reference Cycles. 0x3
R_PWM2_DUTY 0x0A0[3:0], 0x09F[7:0] RW 12 PWM2 Output Duty Cycle 0x100
PWM2 Function Enable
0: Disable
R_PWM2_EN 0x0A1[0] RW 1
1: Enable
1
PWM2 Output Polarity
0: Normal
R_PWM2_POL 0x0A1[1] RW 1
1: Invert
0
PWM2 Synchronized with VSYNC
11: Synchronized with
Input VSYNC
10: Synchronized with
Output VSYNC
R_PWM2_SYNC 0x0A1[3:2] RW 2
0x: Not Synchronized with VSYNC
11
R_PWM3_FREQ 0x0A3[3:0], 0x0A2[7:0] RW 12 PWM3 Output Cycles. 0x300
R_PWM3_REF 0x0A3[7:4] RW 4 PWM3 Reference Cycles. 0x0
R_PWM3_DUTY 0x0A5[3:0], 0x0A4[7:0] RW 12 PWM3 Output Duty Cycle 0x150
PWM3 Function Enable
0: Disable
R_PWM3_EN 0x0A6[0] RW 1
1: Enable
1
PWM3 Output Polarity
0: Normal
R_PWM3_POL 0x0A6[1] RW 1
1: Invert
0
PWM3 Synchronized with VSYNC R_PWM3_SYNC 0x0A6[3:2] RW 2
11: Synchronized with
Input VSYNC
11
Comentarios a estos manuales