
BIT1612 10-Bit Digital Video Decoder with OSD and T-CON
14
6.7 Clock Domain Systems
BIT1612 內部存在五個 Clock Domain:
1. PCLK Domain: Source Clock
2. LCLK Domain: Output Clock
3. XCLK Domain: System Clock
4. MCLK Domain: Image Clock
5. TCLK Domain: Panel Clock
相關Registers設定請參考
Table 6-10。
注意事項:XCLK Domain 頻率必須比 LCLK Domain 低。
Table 6-10 Clock Domain System Register
Mnemonic Address R/W Bits Description Default
R_XCLK_SEL 0x00B[6:4] RW 3
XCLK Domain Clock Source Selection
XCLK = OSCCLK / (2^R_XCLK_SEL)
000
TCLK Domain Clock Source Selection
000: PLLCLK
001: OSCCLK
010: ICLK1
011: ICLK2
R_TCLK_SEL 0x00C[2:0] RW 3
1xx: VDCLK
001
TCLK Domain Polarity
0: Normal.
R_TCLK_POL 0x00C[3] RW 1
1: Invert.
0
TCLK Domain Enable
0: Disable.
R_TCLK_EN 0x00C[4] RW 1
1: Enable.
1
LCLK Domain Clock Source Selection
00: Normal Clock (Freq. equals to LCLK)
01: Phase 1 Clock (Freq. equals to LCLK/3)
10: Phase 2 Clock (Freq. equals to LCLK/3)
R_LCLK_SEL 0x00D[5:4] RW 2
11: Phase 3 Clock (Freq. equals to LCLK/3)
10
LCLK Domain Polarity
0: Normal
R_LCLK_POL 0x00D[6] RW 1
1: Invert
0
LCLK Domain Enable
0: Disable
R_LCLK_EN 0x00D[7] RW 1
1: Enable
1
MCLK Domain Clock Source Selection
R_MCLK_SEL 0x00E[1:0] RW 2
MCLK = PCLK / (R_MCLK_MODE+1)
01
MCLK Domain Polarity
0: Normal
R_MCLK_POL 0x00E[2] RW 1
1: Invert
1
MCLK Domain Enable
0: Disable
R_MCLK_EN 0x00E[3] RW 1
1: Enable
1
PCLK Domain Clock Source Selection
00: ICLK1
01: ICLK2
R_PCLK_SEL 0x00E[5:4] RW 2
1x: VDCLK
00
PCLK Domain Polarity
0: Normal
R_PCLK_POL 0x00E[6] RW 1
1: Invert
1
PCLK Domain Enable R_PCLK_EN 0x00E[7] RW 1
0: Disable
1
Comentarios a estos manuales